

Compal Confidential
Model Name : Dopey_KL/Sleepy_KL/Taurus_KL
Compal Project Name : EH7L1/EH5L1/FH5T1
File Name : LA-H781P

Compal Confidential

EH7L1/EH5L1 MB Schematic Document

LA-H781P

Rev: 1.B

2019.05.13

Security Classification		Compal Secret Data		Title	
Issued Date		2018/12/11	Deciphered Date	2019/12/11	2019/12/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Sheet	
				Size Custom	Rev 1B
				EH7L1 LA-H781P	
				Date: Tuesday, May 14, 2019	Sheet 1 of 58

HDMI Conn.



page 29

DDI1

HDMI x 4 lanes

eDP




page 28

eDP

DDI

Interleaved Memory

DDR4-ON BOARD 4G 8Gb x16



page 19

260pin DDR4-SO-DIMM X1



page 20

Memory BUS

Dual Channel

1.2V DDR4 2133/2400

Nvidia N16S-GTR /
N17S-G0/G2
with GDDR5 x2
page 21~27



PCIe 3.0 x 4
8GT/s
port 1-4

page 31 (Reserved PCIe 3.0 x4)
(Port 9~12, 8GT/s)

SATA3.0
6.0 Gb/s
port 12
(SATA2)

Flexible IO
Base-U PCIe2.0
Premium-U PCIe3.0

Intel Kabylake U

Kabylake U
Kabylake PCH-LP(MCP)
(KBL-U_2+2)
(KBL-RU_4+2)
(KBL-U_23E Fuse Down)
Processor

Dual Core + GT2
Quad Core + GT2

USB 3.0
conn x1
USB3 port 1
USB2 port 1



page 36

USB 2.0
conn x2
USB2 port2
USB2 Port3 on SUB/B



page 36

CMOS
Camera
USB2 port 7



page 28

USBx8 48MHz

HD Audio

3.3V 24MHz

Touch
Screen

USB2 port 6
page 28

HDA Codec
ALC255
page 32

SPI

SPI ROM
64Mb
page 9

LPC/eSPI BUS

CLK=24MHz

ENE
KB9022
page 37

Int.KBD



page 38

Touch Pad
PS2 (from EC) / I2C (from SOC)
USB2 port 8 (FP)



page 38

Int. Speaker

page 32



Int. DMIC on Camera

page 28

UAI

page 36

Fan Control

page 39

Sub Board

LS-H781P IO/B

page 35

LS-H782P HDD/B

page 33

LSH783P HS/B

page 38

LSH784P ODD/B

page 33

RTC CKT.

page 15

Power On/Off CKT.

page 38

DC/DC Interface CKT.

page 40

Power Circuit DC/DC

page 41~54

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2018/12/11	Deciphered Date		2018/11/04	
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</div>				Title		
				Block Diagrams		
				Size Custom	Document Number	Rev 1B
				EH7LI LA-H781P		
				Date:	Monday, May 13, 2019	Sheet 2 of 58

Vcc		3.3V +/- 5%					
Ra		100K +/- 1%					
Board ID	Rb	V _{BID} min	V _{BID} typ	V _{BID} max	EC AD3	PCB Revision	
0	0	0 V	0 V	0.300 V	0x00 - 0x13	0.1 (EVT)	
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x14 - 0x1E	0.2 (EVT2)	
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25	1.0 (DVT)	
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30	1.A (PVT)	
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A	1.B (MP)	
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45		
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54		
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64		
14	270K +/- 1%	2.395 V	2.408 V	2.421 V	0xB8 - 0xBF		


Item	BOM Structure
Unpop	@
Connector	CONN@
Acer BYOC	BYOC@ / NBYOC@
CODEC(ALC255/256)	255@/256@
EC Mode Select	LPC@ / ESPI@
For Intel CMC	CMC@
EMI requirement	EMI@ / @EMI@
ESD requirement	ESD@ / @ESD@
RF requirement	@RF@
CPU Selection	U42@/U22@
ODD Support	ODD@
G Sensor	BA@
TPM	TPM@ / NTPM@
Finger Print	FP@/FPEMC@
UMA or dGPU	UMA@/VGA@
DGPU Serial Select	N175@
Intel Modern Standby	MSB@/NMSB@
N175G1	N165GTR@ / N175G1@
MB Stage	EVT@/DVT@/PVT@/MP@
Memory Select	X76H4G@/X76M4G@/ X76S4G@
Memory Mode	SDP@ / DDP@
VRAM BOM Select	X76N17H2G@ X76N17M2G@ X76N17S2G@
BOM Select	X76@
15" 17" LID	15@/15DIS@


[illegible]

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+17.4V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF
+1.0VALW_PRIM	+1.0V Always power rail	ON	ON	ON*1
+1.0V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.0VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.0VSDGPU	+1.0VS power rail for N17S	ON*2	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON*2	OFF	OFF
+1.8VSDGPU_AON	+1.8VS power rail for N17S(AON)	ON*2	OFF	OFF
+1.8VSDGPU_MAIN	+1.8VS power rail for N17S(MAIN)	ON*2	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON*2	OFF	OFF

Note : ON*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.
ON*2 power plane is ON when DGPU turn on






I2C Address Table

BUS	Device	Address(7 bit)	Address(8bit)	
			Write	Read
I2C_0 (+3VS)	Reserved			
	TM-P3393-003 (TP)	0x2C		
I2C_1 (+3VALW_PGPPC_E)	FA577E-1206 (TP-ELAN)	0x15		
	SA577C-12A0 (TP-ELAN)	0x15		
SOC_SMBCLK (+3VS)	SO-DIMM	0xA4		
	G-Sensor	0x30		
SOC_SML1CLK (+3VALW_PRIM)	VGA	0x9E		
	EC			
EC_SMB_CK1 (+3VLP)	BQ24781RUYR (Charger IC)	0x12		
	BATTERY PACK	0x16		

PWR Sequence_KBL-U22/U42



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/11	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1B
				Date: Monday, May 13, 2019	Sheet 6 of 58



Functional Strap Definitions

#543016 PDG2.0 P.844




DDPB_CTRLDATA
DDPC_CTRLDATA
Display Port B/C Detected
NC =Port is not detected.
PU =Port is detected.



#543016 PDG2.0 P.225
COMPENSATION PU for eDP
Trace width=5 mils,Spacing=25mil,Max length=600mils




For Intel debug, place to CPU side.
#543016 PDG2.0 P.629



#543016 PDG2.0 P.873
PROC_POPIRCOMP/PCH_OPIRCOMP
PD 50ohm



#544669 CRB1.1 P.52
EDRAM_OPIO_RCOMP/EOPIO_RCOMP
PD 50ohm



Vinafix.com

Security Classification				Compal Secret Data				Title			
Issued Date				2018/12/11				Deciphered Date			
2018/12/11				2018/11/04				KBL-U(1/12)DDI,MSIC,XDP,EDP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date: Monday, May 13, 2019				Sheet				7 of 58			





Interleaved Memory



Intel DOC: 549352

3. RCOMP[0] value for SDP is 200+/-1% ohm, and for DDP is 121+/- 1% ohm

Security Classification		Compal Secret Data		Compal Electronics, Inc. KBL-U(2/12)DDR4		
Issued Date	2018/12/11	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	EH7L1 LA-H781P	1B
Date:				Monday, May 13, 2019	Sheet	8 of 58




* SMLOALERT# / GPP_C5 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)


eSPI or LPC
0 = LPC is selected for EC --> For KB9022/9032 Use
1 = eSPI is selected for EC --> For KB9032 Only.

* SMBALERT# / GPP_C2 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

TLS Conf i dent i d i y
0 = Disable Intel ME Crypto Transport Layer Security
(TLS) cipher suite (no conf i dent i d i t y)
1 = Enable Intel ME Crypto (TLS) (with conf i dent i d i t y).
Must be pulled up to support Intel AMT with TLS and Intel
SBA (Small Business Advantage) with TLS.



HDA for AUDIO






HDA_SDO / I2S_TXD0 (Internal Pull Down):
(Sampled: Rising edge of PCH_PWROK)
Flash Descriptor Security Override
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.

SPKR / GPP_B14 (Internal Pull Down):
(Sampled: Rising edge of PCH_PWROK)




TOP Swap Override
0 = Disable TOP Swap mode.
1 = Enable TOP Swap Mode.

Intel HD Audio link capabilities
> Two SDI signals to support two external codecs.
> Drivers variable frequency (5MHz to 24MHz) BCLK to support:
-- SDO double pumped up to 48 Mb/s
-- SDI's single pumped up to 24 Mb/s
> Provides cadence for 44.1 kHz based sample rate output.
> Support 1.5V, 1.8V, and 3.3V modes.






	DGPU_PRSENT#
DIS, Optimus	0
UMA	1

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2018/12/11				Title			
Deciphered Date				2018/11/04				KBL-U(4/12)HDA,EMMC,SDIO,CSI2			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				EH7L1 LA-H781P				Rev 1B			
Date:				Monday, May 13, 2019				Sheet 10 of 58			




Note for VCCST_PWRGD
 1. 1.0V tolerance
 2. PDG2.0 P.598 Figure43-5 note17: when failure events, VCCST_PWRGD and PCH_PWROK de-assert at the same time





#543016 PDG2.0 P.599
 PROCWPRGD is used only for power sequence debug and is not required to be connected to anything on the platform



- DGPU**
 - <21> CLK_PCIE_N0
 - <21> CLK_PCIE_P0
 - <21> CLKREQ_PCIE#0
- GLAN**
 - <30> CLK_PCIE_N1
 - <30> CLK_PCIE_P1
 - <30> CLKREQ_PCIE#1
- WLAN**
 - <31> CLK_PCIE_N2
 - <31> CLK_PCIE_P2
 - <31> CLKREQ_PCIE#2
- M.2/SSD**
 - <31> CLK_PCIE_N3
 - <31> CLK_PCIE_P3
 - <31> CLKREQ_PCIE#3




- <36,39> PLT_RST#
- <36,39> EC_RSTMRST#
- <36,39> H_CUPWRGD
- <36,39> EC_VCCST_PG
- <36,39> SYS_PWROK
- <36,39> PCH_PWROK
- <36,39> SUSPWDRNACK
- <36,39> WAKE#
- <36,39> LAN_WAKE#





PCH PLTRST Buffer




Follow 2014MOW48
 Skylake-U PU 2.7k ohm to 1V
 Cannonlake-U PD 60.4 ohm



2014MOW48:
 Skylake-U use 24M 50 ohm ESR
 Cannonlake-U use 38.4M 30 ohm ESR



Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/11	Deciphered Date	2018/11/04	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EH711 LA-H781P	Rev 1B
Date: Monday, May 13, 2019				Sheet	11 of 58






Functional Strap Definitions
GSPi0_MOSI /GPP_B18 (Internal Pull Down):
(Rising edge of PCH_PWROK)
No Reboot

*0 = Disable No Reboot mode. --> AAX05 Use
1 = Enable No Reboot Mode. (PCH will disable the TCO
Timer system reboot feature). This function is useful
when running ITP /XDP.

GSPi1_MOSI / GPP_B22 (Internal Pull Down):
(Rising edge of PCH_PWROK)





Boot BIOS Strap Bit
*0 = SPI Mode --> AAX05 Use
1 = LPC Mode



	CPU_ID
U22	1
U42	0

Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
EH7L1	0	0
EH5L1 (FH5T1)	0	1
	1	0
	1	1








	RAM_ID3	RAM_ID2	*RAM_ID1	*RAM_ID0	PartNumber - Description
Hynix 4GB	0	0	0	0	SA0000BMN30 (S IC D4 512M16 H5AN8G6NCIR-KVC FBGA ABOI)
Micron 4GB	0	0	0	1	SA0000ARD60 (S IC D4 8G/2666 MT40A512M16LY-075:E ABOI)
Samsung 4GB	0	0	1	0	SA0000B6F30 (S IC D4 512M16 K4A8G165WC-BCTD FBGA ABOI)
	0	0	1	1	
No OnBoard Memory	1	1	1	1	No On Board Memory






PCH-LP Details		PCle* Controller #1				PCle* Controller #2				PCle* Controller #3			
Flex I/O Lane #	PCle* Lane #	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	1x4	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	2x2	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	1x2+2x1	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	2x1+1x2	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	4x1	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12
Premium-U	1x4	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	2x2	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	1x2+2x1	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	2x1+1x2	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	4x1	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12

GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1
USB_OC1#	NA
USB_OC2#	NA
USB_OC3#	NA
DEVSLP0	NA
DEVSLP1	NA
DEVSLP2	NA
SATA_GP0	NA
SATA_GP1	NA
SATA_GP2	NA




DEVSLP[2:0] Implementation
DEVSLP is a host-controlled hardware signal which enables a SATA host and device to enter an ultra-low interface power state, including the possibility to completely power down host and device PHYs.
The processor provides three SATA DEVSLP signals, DEVSLP[2:0] for SKL-U.
• When high DEVSLP requests the SATA device to enter into the DEVSLP power state
• When low DEVSLP requests the SATA device to exit from the DEVSLP power state and transition to active state.
SATA General Purpose (SATAGP[2:0]) Signals
• The processor provides three SATA general purpose input signals SATAGP[2:0] for SKL-U. These signals can be configured as interlock switch inputs corresponding to a given SATA port.
• When used as an interlock switch status input, the signal should be driven to 0 to indicate that the switch is closed and to 1 to indicate that the switch is open.
If mechanical presence switches will not be used on the platform SATAGP[2:0] signals can be configured as GPP_E[2:0] GPIOs signals.



Security Classification		Compal Secret Data		Compal Electronics, Inc. KBL-U(8/12)Power	
Issued Date	2018/12/11	Deciphered Date	2018/12/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom EHT71 LA-H781P	Rev 1B
				Date: Monday, May 13, 2019	Sheet 14 of 58

[illegible]


Security Classification		Compal Secret Data		Compal Electronics, Inc. KBL-U(9/12)Power	
Issued Date	2018/12/11	Deciphered Date	2018/12/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1B
Date: Monday, May 13, 2019				Sheet	15 of 58




Processor Power Rails

Power Rail	Description	Control
VCC	Processor IA Cores Power Rail	SVID
VCCGT	Processor Graphics Power Rails	SVID
VCCGTX	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
VCCSA	System Agent Power Rail	SVID/Fixed (SKU dependent)
VCCIO	IO Power Rail	Fixed
VCCST	Sustain Power Rail	Fixed
VCCPLL	Processor PLLs power rail	Fixed
VDDQ	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
VCCOPC	Processor OPC power rail (available only in SKU's with OPC)	Fixed
VCCOPC_1P8	Processor OPC power rail (available only in SKU's with OPC)	Fixed
VCCEOPIO	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/11	Deciphered Date	2018/12/11	Title	KBL-U(10/12)Power,SVID	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	EH71.1 LA-H781P	18
				Date:	Monday, May 13, 2019	Sheet 16 of 58











Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2018/12/11		Deciphered Date		2018/12/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						KBL-U(11/12)GND					
						Size		Document Number		Rev	
						Custom		EH7L1 LA-H781P		1B	
						Date:		Monday, May 13, 2019		Sheet 17 of 58	




PM_MSM#
Minimum Speed Mode: Control signal to
VccEOP10 VR (connected only in 2 VR
solution for OPQ.

Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>






Security Classification		Compal Secret Data		Compal Electronics, Inc. DDR4 DIMMB	
Issued Date	2018/12/11	Deciphered Date	2018/12/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DESIGN AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number EH7L1 LA-H781P
				Date: Monday, May 13, 2019	Rev 1B
				Sheet 20 of 58	



<26> MDA[15..0] MDA[15..0]
<26> MDA[31..16] MDA[31..16]
<26> MDA[47..32] MDA[47..32]
<27> MDA[63..48] MDA[63..48]




GPU	Capacitor Type	Population		Location		
		Footprint	N16		N17	
FB PLL Supply Rail for GDDR5						
GB28-64,	0.1 μ F	X7R	0402	2	4	Under GPU
GB2C-64	22 μ F	X6S	0805	1	1	Near GPU
Bead Type						
	3R (50Ω (0.010 Ω))		0603	1	1	Near GPU


NV 15x DG-06803-V03 NV 16x DG-07158-V04						CQ/BR 940MX V CQ/BR MX130 X CQ MX150 V CQ MX230/MX250 X		
GPU Package	Rail	Capacitor Type		Footprint	Population	Location		
GB2B-64	FBX_PLL_AVDD	0.1 μ F	X7R	0402	2	Under GPU		
	22 μ F	X5R		0805	1	Near GPU		
	FB_DLL_AVDD Combined	Bead Type						
		30 Ω (ESR=0.010 Ω)		0603	1	Near GPU		

GM108-ES-S-A1_FCBGA595

e (N16X)



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared



NV 17S DG-07785-001_V07





Figure 7.6 Example of Power-Down Sequencing Order

MULTI LEVEL STRAPS



Multi strap table

GPU	VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	strap5	ROM_SI	ROM_SO	ROM_SCLK
N16S-GTR	+1.35V		X7682BOL09	2.5GHz	256Mx32x2 2G	0x0 (SA00009TA10) Samsung K4G80325FB-HC25	PU 49.9K	NC	NC	NC	NC	NC	PD 4.99K (R2044)	PD 4.99K	PD 4.99K
			X7682BOL08			0x8 (SA00009TV50) Micron MT1J256M32HF-70-B							PU 4.99K (R2035)		
			X7682BOL07			0x9 (SA00009U160) Hynix H5GC8H24AJR-R0C							PU 10K (R2035)		

```
Decive ID : N16S-GTR 0x134D
           MX130 0x174D
```

Decive ID :N17S-G0-A1 0x1D11 / N17S-G2-A1 0x1D13

GPU	VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	strap5	ROM_SI	ROM_SO	ROM_SCLK
N17S-G0	+1.35V		X76828BOL03	3.0GHz	256Mx32x2 2G	0x0 (SA00009TA10) Samsung K4G80325FB-HC25	PD 100K	PD 100K	PD 100K	PD 100K	PD 100K	PD 100K	PU 100K	PU 100K	PU 100K PD 100K
/			X76828BOL02			0x4 (SA00009TV50) Micron MT51J256M32HF-70-B	PD 100K	PD 100K	PU 100K						
N17S-G2			X76828BOL01			0x5 (SA00009U160) Hynix H5GC8H24AJR-ROC	PU 100K	PD 100K	PU 100K						

Vinafix.com

NV 16x DG-07158-V05

Table 3-4. GPU Core Sensing Line Routing Constrains.

Constraint Parameter	Requirement
Single-ended impedance	$25 \Omega \pm 10\%$
Differential Trace Impedance	$50 \Omega \pm 15\%$
Reference Plane	GND Reference
Routing Type	Stripline® or Microstrip
Dielectric spacing	Stripline: $\geq 3.0\times$ dielectric Microstrip: $\geq 4.0\times$ dielectric
Intrapair skew	≤ 5 ps
Via stub	
Trace length	GPU to $R_0/R_c \geq 250$ mm (9842.5 mil) R_0/R_c to VR ≥ 50 mm (1968.5 mil)

Note:

1. Stripline is recommended to minimize EMI. Do not route over any voids.

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

DA-08329-001 V02

Table 8. Other PLLs Power Decoupling and Filtering


GPU	Type	Footprint	Population		Location	
			N16	N17		
PLLVD0 (N17: XS_PLLVD0) Supply Rail						
GB2Z-64, GB2C-64	0.1 μF	X7R	0.1	1	Under GPU	
	22 μF	XSR	0805	1	0	Near GPU
	Read Type					
	L2=30 Ω (ESR=0.05 Ω)		0402	1	0	Near GPU
SP_PLLVD0 and VLD_PLLVD0 Combined Supply Rails						
GB2Z-64, GB2C-64	0.1 μF	X7R	0402	2	2	Under GPU
	10 μF	XSR	0603	1	0	Near GPU
	47 μF	XSR	0805	1	0	Near GPU
Read Type						
	L2=300 Ω (ESR=0.2 Ω)		0603	1	0	Near GPU
NC (N17: GPCLL_AVDD0) Supply Rail						
GB2C-64	0.1 μF	X7R	0402	N/A	1	Under GPU
	4.7 μF	X65	0603	N/A	1	Near GPU
	22 μF	X65	0805	N/A	1	Near GPU
Read Type						
	L=90 Ω (ESR=0.010 Ω)		0603	N/A	1	Near GPU

Compal Electronics, Inc.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N16X/N17S LVDS 3/9	
				Size	Document Number
				Customer	Rev
Date: Monday, May 13, 2019				Sheet	23 of 58
				EH7LI LA-H78IP	

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type		Footprint		Population	Location
GB2B-64/GB2-64 DDR3	0.1μF	X7R	0402	2	2	Under GPU
	1 μF	X7R	0603	2	2	Under GPU
	4.7 μF	X6S	0603	2	2	Under GPU
	10 μF	X5R	0805	1	1	Near GPU
	22 μF	X5R	0805	1	1	Near GPU



DA-08329-001_V02

Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
FBVDD/Q Supply		Rail for GDDR5		N16	N17	
GB2B-64, GB2C-64	0.1 µF	X7R	0402	2	0	Under GPU
	1 µF	X7R	0603	2	8	Under GPU
	4.7 µF	X6S	0603	2	0	Under GPU
	10 µF	X6S	0603	0	2	Under GPU
	10 µF	X6S	0603	1	1	Near GPU
	22 µF	X6S	0603W	1	3	Near GPU

NV 16x DG-07158-V05

Table 3-16. PEX_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/ GB2-64	1.0 μ F X6S	0402	1	Under GPU
	4.7 μ F X6S	0603	1	Near GPU
	10 μ F X5R	0805	1	Midway between GPU and Power Supply
	22 μ F X5R	0805	1	Midway between GPU and Power Supply

NV 16x DG-07158-V05

Table 7-13. Default GPU Drive Calibration for Frame Buffer Interface

Memory/PKG	FBVDDQ	FBCAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
GD5R5 BGA-170	1.35 V or 1.50 V	40.2 Ω	40.2 Ω	60.4 Ω

NV 16x DG-07158-V05

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64 GB4B-128 GB3-256	3V3_MAIN	0.1µF X6S 1 µF X5R 4.7 µF X5R	0402 0603 0603	2 1 1	Under GPU Near GPU Near GPU
GB2B-64 GB4B-128 GB3-256	3V3_AON	0.1µF X6S 1 µF X5R 4.7 µF X5R	0402 0603 0603	1 1 1	Under GPU Near GPU Near GPU

DA-08329-001_V01

Table 9. VDD AON and VDD_MAIN Decoupling

GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
N16 3V3_A0N (N17 V0D18) Supply Rail					
GB2B-64	0.1 μ F	X7R 0402	2	2	Under GPU
GB2C-64	1.0 μ F	X6S 0603	1	1	Neat GPU
	4.7 μ F	X8S 0603	1	1	Neat GPU
N16 3V3_A0N (N17 1V8_A0N) Supply Rail					
GB2B-64	0.1 μ F	X7R 0402	1	2	Under GPU
GB2C-64	1.0 μ F	X6S 0603	1	1	Neat GPU
	4.7 μ F	X8S 0603	1	1	Neat GPU

NV 16x DG-07158-V05

Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type		Footprint	Population	Location
0.1 μ F	X7R	0402	1	Near GPU
4.7 μ F	X5R	0603	2	Near GPU

NV 16x DG-07158-V05

Table 3-17. PEX_PLLVDD Decoupling

Capacitor Type	Footprint	Population	Location	
0.1 μ F	X7R	0402	1	Under GPU
1.0 μ F	X5R	0603	1	Near GPU
4.7 μ F	X5R	0805	1	Near GPU

DA-08329-001_V02

Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
N16 PEX_I0VDD (N17 PEX_DVDD) Supply Rail						
GB2B-64, GB2C-64	1.0 μ F	X6S	0402	1	1	Under GPU
	4.7 μ F	X6S	0603	0	1	Under GPU
	4.7 μ F	X6S	0603	1	2	Near GPU
	10 μ F	X6S	0805	0	2	Midway Between GPU and Power Supply
	22 μ F	X6S	0805	0	1	Midway between GPU and Power Supply
N16 PEX_I0VDDQ (N17 PEX_HVDD) Supply Rail						
GB2B-64, GB2C-64	1.0 μ F	X6S	0402	1	4	Under GPU
	4.7 μ F	X6S	0603	1	2	Near GPU
	10 μ F	X6S	0805LP	1	2	Midway Between GPU and Power Supply
	22 μ F	X6S	0805LP	1	1	Midway between GPU and Power Supply

Table 7. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
PEX_PLLVDD Supply Rail						
GB2B-64	0.1 μ F	X7R	0402	1	N/A	Under GPU
	1.0 μ F	X5R	0603	1	N/A	Near GPU
	4.7 μ F	X5R	0805	1	N/A	Near GPU
PEX_SVDD_3V3 Supply Rail						
GB2B-64	4.7 μ F	X5R	0603	2	N/A	Near GPU
PEX_PLL_HVDD Supply Rail						
GB2B-64, GB2C-64	0.1 μ F	X7R	0402	1	1	Near GPU

VRAM GDDR5 chips

<22,27> MDA[63..0] MDA[63..0]
 <22,27> CMDA[31..0]  CMDA[31..0]


X76 for N16X 2G VRAM

X76 for N17S 2G VRAM

GDDR5 Mode H Mapping



	DATA Bus	
Address	0..31	32..63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	ABI#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		ABI#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#

Channel 0 BOT SIDE



DA8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)

N16X Cap Q'ty
10U x2
1U x 8
0.1U x 6




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	N16X/N17S Lower Rank0 6/9 EH7LI LA-H781P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Rev 18	
				Date: Monday, May 13, 2019	Sheet 26 of 58

VRAM GDDR5 chips

GDDR5 Mode H Mapping



<22,26> MDA[63..0]  MDA[63..0]
<22,26> CMDA[31..0]  CMDA[31..0]

	DATA Bus
Address	0...31 32...63
CMD0	CS#
CMD1	A3_BA3
CMD2	A2_BA0
CMD3	A4_BA2
CMD4	A5_BA1
CMD5	WE#
CMD6	A7_A8
CMD7	A6_A11
CMD8	AB1#
CMD9	A12_RFU
CMD10	A0_A10
CMD11	A1_A9
CMD12	RAS#
CMD13	RST#
CMD14	CKE#
CMD15	CAS#
CMD16	CS#
CMD17	A3_BA3
CMD18	A2_BA0
CMD19	A4_BA2
CMD20	A5_BA1
CMD21	WE#
CMD22	A7_A8
CMD23	A6_A11
CMD24	AB1#
CMD25	A12_RFU
CMD26	A0_A10
CMD27	A1_A9
CMD28	RAS#
CMD29	RST#
CMD30	CKE#
CMD31	CAS#




DA8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)


N16X Cap Q'ty
10U x2
1U x 8
0.1U x 6




Channel 1 BOT SIDE



LCD POWER CIRCUIT






Change to +19VB 11/16




Note: Unmount LX1 when panel boost circuit was use. (2S battery cell)



Place closed to JEDP1




Touch Screen




Camera



LED PANEL Conn.




Change eDP Conn. symbol & Pin define 11/20



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP Connector		
				Size	Document Number	Rev
				Custom	EH7L1 LA-H781P	1B
Date:				Monday, May 13, 2019		Sheet 28 of 58

LAN-RTL8111H




From EC
High active.
EN threshold voltage min:1.2V
typ:1.6V max:2.0V
Current limit threshold 1.5-2.8A
+3V_LAN Rising time must >0.5ms and <100ms



PU at PCH side

<11> CLKREQ_PCIE#1
<13> PCIE_CTX_C.DRX_P5
<13> PCIE_CTX_C.DRX_N5
<11> CLK_PCIE_P1
<11> CLK_PCIE_N1



LAN_MIDIO+
LAN_MIDIO-
+LAN_VDD
LAN_MIDI+
LAN_MIDI-
LAN_MIDI2+
LAN_MIDI2-
+LAN_VDD
LAN_MIDI3+
LAN_MIDI3-
+3V_LAN
CLKREQ_PCIE#1
CLK_PCIE_P1
CLK_PCIE_N1





PCIE_CRX_C.DTX_P5
PCIE_CRX_C.DTX_N5
PLT_RST_BUF#
ISOLATEB
+LAN_VDD
+3V_LAN
+REGOUT
GPO
XTLO
XTLO_R
+LAN_VDD
LAN_RST
+3V_LAN
AVDD33_GND



Using for LDO mode
The trace length
from C to
PIN34,35 (VDDREG)
must < 200mils.





LAN Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN RTL8111H		
				Size	Document Number	Rev 1B
				EH7L1 LA-H781P		
				Date:	Monday, May 13, 2019	Sheet 30 of 58

Wireless LAN

NGFF WL+BT (KEY E)



mSATA/SSD









Table 35-7. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values



Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M.2 Key E (WLAN)/Key M(SSD)		
				Size Custom	Document Number EH7LI LA-H781P	Rev 1B
				Date: Mon, Mar 13, 2019		
				Sheet	31	of 58



SATA ODD Conn.



SATA Re-Driver and cable HDD Conn.



PS8527C EQ and DE






A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
★ L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Co-lay non-redriver


SATA_CTX_DRX_P0	RO30	1	NRD@	2	0	0402	5%	SATA_CTX_DRX_P0_NRD	NRD@	CO24	1	2	0.01U	0402	16V7K	RDSATA_CTX_C_DRX_P0
SATA_CTX_DRX_N0	RO31	1	NRD@	2	0	0402	5%	SATA_CTX_DRX_N0_NRD	NRD@	CO25	1	2	0.01U	0402	16V7K	RDSATA_CTX_C_DRX_N0
SATA_CRX_DTX_N0	RO32	1	NRD@	2	0	0402	5%	SATA_CRX_DTX_N0_NRD	NRD@	CO26	1	2	0.01U	0402	16V7K	RDSATA_CRX_C_DTX_N0
SATA_CRX_DTX_P0	RO33	1	NRD@	2	0	0402	5%	SATA_CRX_DTX_P0_NRD	NRD@	CO27	1	2	0.01U	0402	16V7K	RDSATA_CRX_C_DTX_P0
			NRD@						NRD@							

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/ HDD Re-Driver		
				Size Custom	Document Number	Rev 1B
				EH7L1 LA-H781P		
Date: Monday, May 13, 2019				Sheet	33	of 58

USB3.0 (Port 1)



SWAP pin 12/13







Change USB3.0 Conn. symbol 11/16



remove USB Charger IC 12/12

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2016/11/04		Deciphered Date		2018/11/04		Title	
										USB Conn/USB B	
										Size Document Number	
										EH7L1 LA-H781P	
										Rev 1B	
										Date: Monday, May 13, 2019	
										Sheet 34 of 58	


USB2.0 (Port 2)



USB/B (USBx1,Card Reader,SPK)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	USB2.0 / IO B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	EH7L1 LA-H781P
				Date:	Monday, May 13, 2019
				Sheet	35 of 58
				Rev	18




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EC ENE KB9022	
Size	Document	Number	Rev	EH7L1 LA-H781P	
Date:	Monday, May 13, 2019	Sheet	36	of 58	


ON/OFF BTN




KB Conn.



KB BackLight




TP/B Conn.




Vinafix.com

TPM




Finger Print

Power Souce Check
EGIS ETU801 +FP_VCC=5V
ELAN SA464K-2200 +FP_VCC=3.3V




PIN	ETU801	SA464K-2200
1	+FP_VCC (5V)	+FP_VCC (3V)
2	USBP	D+
3	USBN	D-
4	GND	GND
5	NC	NC
6	NC	NC
7	NC	NC
8	NC	NC


Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/11/04		Deciphered Date		2018/11/04		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						KB & TP & TPM & LID & FP			
Size		Document Number						Rev	
		EH7L1 LA-H781P						1B	
Date:		Monday, May 13, 2019		Sheet		37		of 58	





FAN1 Conn




Screw Hole




Lid Switch (Hall Effect Switch)




Reset Circuit




Reset Button



Battery LED





Power LED





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	FAN & LID & Screw Hole & Reset
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	EH7L1 LA-H781P
				Date	Monday, May 13, 2019
				Sheet	38 of 58

DC Interface



For Power ON/Off Sequence



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
				Size	Document Number
				Custom	EH7L1 LA-H781P
				Date	Monday, May 13, 2019
				Sheet	39 of 58
				Rev	1B

Kabylake_U22 CPU Part Number

HDCP2.2

☐ UC1 SR343@
CPU_KBL_H0_I3-7100U_2.4G
SA0000A38M0

☐ UC1 SR342@
CPU_KBL_H0_I5-7200U_2.5G
SA0000A37N0

☐ UC1 SR341@
CPU_KBL_H0_I7-7500U_2.7G
SA0000A34L0

☐ UC1 SR3JY@
CPU_KBL_H0_I3-7130U_2.7G
SA0000B2Y70

☐ UC1 SR3TK@
CPU_KBL_H0_I3-7020U_2.3G
SA0000BLH60

☐ UC1 SR343BR@
CPU_KBL_H0_I3-7100U_2.4G
SA0000A38O0

☐ UC1 SR342BR@
CPU_KBL_H0_I5-7200U_2.5G
SA0000A37O0

☐ UC1 SR341BR@
CPU_KBL_H0_I7-7500U_2.7G
SA0000A34M0

☐ UC1 ONZU@
CPU_KBL_H0_I3-7020U_2.3G QS
SA0000BLH20

Kabylake_RU22 CPU Part Number

☐ UC1 SR3W0@
CPU_KBL_Y0_RU22_I3-8130U_2.2G
SA0000BKN60

☐ UC1 SR3W0BR@
CPU_KBL_Y0_RU22_I3-8130U_2.2G
SA0000BKN70

☐ UC1 SR3LD@
CPU_KBL_Y0_RU22_I3-7020U_2.3G
SA0000BLD70

Kabylake_R U42 CPU Part Number

☐ UC1 SR3LA@
CPU_KBL_Y0_U42_I5-8250U_1.6G
SA0000AWB40

☐ UC1 SR3LC@
CPU_KBL_Y0_U42_I7-8550U_1.8G
SA0000AWC40

☐ UC1 SR3LABR@
CPU_KBL_Y0_U42_I5-8250U_1.6G
SA0000AWB90

☐ UC1 SR3LCBR@
CPU_KBL_Y0_U42_I7-8550U_1.8G
SA0000AWC70

Kabylake_U23E Fuse Down CPU

☐ UC1 SR3N6@
CPU_KBL_J1_I3-7020U_2.3G
SA0000BVB10

☐ UC1 ONMU@
CPU_KBL_J1_I3-7020U_2.3G QS
SA0000BVB00

PCB Number

☐ ZZZ PCB@
PCB 2MD LA-H781P REV0 MB 4
DA600260010



☐ ZZZ DAZ10@
PCB EH7L1 LA-H781P LS-H781P/H782P/H783P/H784P
DAZ2MD00100

☐ ZZZ DAZ1A@
PCB EH7L1 LA-H781P LS-H781P/H782P/H783P
DAZ2MD00101

☐ ZZZ1 DAZ1B@
PCB EH7L1 LA-H781P LS-H781P/H802P/H783P
DAZ2MD00301


Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/11/04	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		CPU/X76 BOM			Rev
		Size Custom	Document Number	CPU/X76 BOM	1B
Date:		Monday, May 13, 2019		Sheet	40 of 58





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1B
				EHSAW M/B LA-G521P	
				Date: Monday, May 13, 2019	Sheet 41 of 58

2013/07/23
change PC5 and PC6 function field from 37.1 to 47.1



2013/06/07
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.


VAL50/ZAL20 Battery is 3-cell NVDC design.
B+=9V
Change PR12=50K if Battery is 2-cell NVDC design
B+=6V




2016/11/16 update


For KB9022 sense 20mΩ	Active	Recovery
45W PR206 10K ohm	58.5W, 0.61V	Active=recovery
65W PR206 19.1K ohm	84.5W, 0.61V	Active=recovery
90W PR206 30.1K ohm	117W, 0.61V	Active=recovery
PH1	2V	1V

PH1 under CPU botten side :
CPU thermal protection at 89 +-3 degree C
Recovery at 56 +-3 degree C




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2018/01/10				Title			
				Deciphered Date				PWR-BATTERY CONN/OTP			
				2018/11/04				Size Document Number			
								EH5AW M/B LA-G521P			
								Rev 1B			
								Date: Monday, May 13, 2019			
								Sheet 42 of 58			






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/15	Deciphered Date	2019/11/15	Title	+3VALW/+5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size / Document Number Custom / DH5AV JV_0V_LA-G021P	Rev 1B
Date: Monday, May 13, 2019		Sheet 44 of 58			

EN pin don't floating
If have pull down resistor at HW side, pls delete PR702







Vinafix.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SY8032
Size	Document Number	Rev		18
C	EH5AW M/B LA-G521P			
Date:	Monday, Mar 13, 2019	Sheet	47	of 58

Module model information
 RT3602AE_U22_RU42_colay_V1A.mdd for IC portion
 RT3602AE_U22_RU42_colay_V1B.mdd for SW portion






Vinafix.com

Security Classification		Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2019/09/01	Title	CPU Power stage
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPTEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPTEL ELECTRONICS, INC.					
Doc No	EHS5AW M/BLA-G521P				Rev
Date	Monday, May 13, 2019	Sheet	49	Of	58

2017/07/03
VCORE Output Capacitor:
U42
22uF_0603*35
1uF_0201*35
220uF *2
UNPOP
22_0603*7



2017/07/03
VCORE Output Capacitor:
U22
22uF_0603*29
1uF_0201*35
UNPOP
22_0603*7
220uF *3




SA
pop:
22uF_0603*7
1uF_0201*7
unpop:
22uF_0603*1

220uF*1
22uF*36
1uF*9
0.47uF*4
unpop:
22uF *8
1uF*1

Security Classification	Compal Secret Data		Title	
Issued Date	2018/10/10	Deciphered Date	2018/11/04	2018/11/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. USER IS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				EH5AW M/B LA-G521P
				Rev
				18
				Date: Monday, Mar 13, 2019
				Sheet 50 of 58

<21,39> 1.35VS_DGPU_PG 
 +3VS  1 2
 10K 0402 3%
 _VGA@

TDC=4.7A
I_{peak}=7.2A **+1.35VSDGPUP**



		GPU Core	GPU FBIO		FB Total ^{1, 5}		1.05V Total ²	3.3V Total
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴	3.3V ⁴
Products	VRAM Type	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GGDR5	19.0	—	2.0	—	4.2	0.80	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06
N16S-GTR	GGDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06
	GGDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06
N16S-GXR	GGDR5	35.4	—	2.4	—	4.9	2.6	0.40


		GPU Core	GPU FBIO		FB Total ^{1,5}		1.05V Total ²
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴
Products	VRAM Type	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1
N16S-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1
	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1
N16S-GXR	GDDR5	54.0	—	4.6	—	9.5	2.9

	NVVD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
	—	1.35V ⁴	1.35V ⁴	1.0V ⁴	1.8V ⁴
Product	(A)	(A)	(A)	(A)	(A)
N175-G1	29.7	2.0	3.4	0.1	0.3
N175-LG	15.4	1.6	2.8	0.1	0.2

	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
Product ²	—	1.35V ³	1.35V ³	1.0V ³
	(A)	(A)	(A)	(A)
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title	Power Train	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				EH5AW M/B LA-G521P		
				Date:	Monday, Mar 13, 2019	Sheet 51 of 58


```
Module model information
SY8032_V2.mdd
```



$V_{out} = 0.6V * (1 + R_{up}/R_{down})$
 $N16 > 1.05V$
 $=> 0.6V * (1 + (7.68/10)) = 1.061$ (1.01%)
 $=> 0.6V * (1 + (7.32/10)) = 1.039$ (-1%)
 $N17 > 1.0V$
 $V_{out} = 0.6V * (1 + (6.98/10)) = 1.019V$ (1.02%)

Security Classification	Compal Secret Data		
Issued Date	2018/01/10	Deciphered Date	2018/11/04
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED OR DISCLOSED WITHOUT THE AUTHORIZED WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			

R1, R2, R3, R4, R5, C are based on VGA type to set.



PWM-VID Specification

		Config B
Vmin	V	0.6
Vmax	V	1.2
Vboot	V	0.9
Voltage Step Vstep	mV	6.25
Number of Voltage Levels N	level	96
PWM Frequency F_{PWM}	MHz	1.125
PWM Minimum Pulse Width T_{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	K Ω	20
R2 (1%)	K Ω	20
R3 (1%)	K Ω	2
R4 (1%)	K Ω	18
R5 (1%)	K Ω	0
C	nF	2.7

N17x DG-07875-001_v08.pdf:

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		
	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Vstep	mV	6.25

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		
	Unit	Config
Number of Voltage Levels N	level	160
PWM Frequency F_{PWM}	kHz	675
PWM Minimum Pulse Width T_{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	K Ω	6.19
R2 (1%)	K Ω	20.5
R3 (1%)	K Ω	4.32
R4 (1%)	K Ω	16.5
R5 (1%)	K Ω	0.309
C	nF	4.7

Table 6. EDP-Continuous ³

Products	VRAM Type	GPU Core
		(A)
N16S-GMR	GDDR5	19.0
	DDR3/L	21.0
N16S-GTR	GDDR5 @ 2.0 GHz	26.5
	GDDR5 @ 2.5 GHz	26.5
	DDR3/L	26.0
N16S-GXR	GDDR5	35.4

Table 7. EDP-Peak ³

		GPU Core
		—
Products	VRAM Type	(A)
N16S-GMR	GDDR5	34.0
	DDR3/L	39.5
N16S-GTR	GDDR5 @ 2.0 GHz	53.0
	GDDR5 @ 2.5 GHz	53.0
	DDR3/L	51.0
N16S-GXR	GDDR5	54.0

Table 7. Output EDP-Continuous

	NVVD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
	—	1.35V ⁴	1.35V ⁴	1.0V ⁴	1.8V ⁴
Product	(A)	(A)	(A)	(A)	(A)
N175-G1	29.7	2.0	3.4	0.1	0.3
N175-LG1	15.4	1.6	2.8	0.1	0.2


Table 8. Output EDP-Peak

	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
	—	1.35V ³	1.35V ³	1.0V ³
Product ²	(A)	(A)	(A)	(A)
N175-G1	59.2	3.2	6.6	0.2
N175-LG	49.6	3.2	6.6	0.2


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Train		
				Size	Document Number	Rev
				EHSAW M/B LA-G521P		
Date:	Monday, May 13, 2019			Sheet	53	of 58

GB4-128 package


+VGA_CORE Under GPU Core




+VGA_CORE



+VGA_CORE



+VGA_CORE Near GPU Core



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/01/10	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Train
Size	Document Number	Rev		18
D	EH5AW M/B LA-G521P	Monday, Mar 13, 2019		Sheet 54 of 58